Block diagram of a single down-conversion receiver
If a wide-bandwidth ADCs is available, a single down-conversion can
be used, as illustrated in Fig. 2, thus improving the
linearity of the receiver.
Viewing this image requires a subscription. If you are a subscriber, please log in.
This image is from the article titled "An 8-bit 12.5-GSample/s SiGe ADC"
(from Analog Integrated Circuits and Signal Processing), which is copyrighted by Springer Science+Business Media, LLC. For more information on the
copyright for this image, please refer to the full image caption and to the
The image is being made available for non-commercial purposes for subscribers to SpringerImages. For more information on what you are allowed to do with this image, please see our copyright policy.
To request permissions to use any copyrighted material, please visit the source document.
Report a copyright concern regarding this image.
Log in or register to save your favorite images and download them as high-quality PowerPoint or PDF files.
Log in or register to save your search criteria.
© Springer, part of Springer Science+Business Media.
Remote Address: 126.96.36.199 Server: 18