The 74LS138 and 74LS139 MSI natural decoders
The NAND gate networks shown in Fig. 2.5 are typical
Remembering that the output of a NAND gate is logic 0 only
when all its inputs are logic 1 (see Fig. 1.2(c) on
p. 13) then we see that for any combination of the select
inputs B A (21 20) in Fig. 2.5(a) only
one gate will go to logic 0.
The 74LS138 of Fig. 2.5(b) is similar, but implements a
3- to 8-line decoder function.
In Fig. 2.25 a modulo-4 counter is used to address one section
of a 74LS139 2- to 4-line decoder; see Fig. 2.5(a).
Viewing this image requires a subscription. If you are a subscriber, please log in.
This image is from the chapter titled "Logic Circuitry"
(from The Essential PIC18® Microcontroller), which is copyrighted by Springer-Verlag London Limited. For more information on the
copyright for this image, please refer to the full image caption and to the
The image is being made available for non-commercial purposes for subscribers to SpringerImages. For more information on what you are allowed to do with this image, please see our copyright policy.
To request permissions to use any copyrighted material, please visit the source document.
Report a copyright concern regarding this image.
Log in or register to save your favorite images and download them as high-quality PowerPoint or PDF files.
Log in or register to save your search criteria.
© Springer, part of Springer Science+Business Media.
Remote Address: 184.108.40.206 Server: 20